ARM: dts: rockchip: temporarily disable smp on rk3288

A patch from »ARM: dts: rockchip: temporarily disable smp on rk3288« in state Mainline for linux-kernel

From: Heiko Stuebner <heiko@...> Date: Sat, 22 Nov 2014 16:23:28 +0100

Commit-Message

Stock firmware on rk3288 does not initizalize the CNTVOFF registers of the architected timer correctly. This introduces issues with the newly added SMP support for rk3288, resulting in rcu stalls due to -- 2.1.1

Patch-Comment

Statistics

  • 0 lines added
  • 1 lines removed

Changes

--------------------------------------- ---------------------------------------
 
There exist preliminary and tested patches for u-boot for this problem,
but there are a minority of boards using other bootloaders like coreboot.
 
There also is currently a second solution for miss-initialized architected
timers in the works:
- clocksource: arch_timer: Fix code to use physical timers when requested
- clocksource: arch_timer: Allow the device tree to specify uninitialized timer registers
 
Therefore disable smp on rk3288 again till these are finalized, also
allowing coreboot-based boards to boot again.
 
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
---
arch/arm/boot/dts/rk3288.dtsi | 1 -
1 file changed, 1 deletion(-)
 
------------------------ arch/arm/boot/dts/rk3288.dtsi -------------------------
index 0f50d5d..ebcd2d2 100644
@@ -46,7 +46,6 @@
cpus {
#address-cells = <1>;
#size-cells = <0>;
- enable-method = "rockchip,rk3066-smp";
rockchip,pmu = <&pmu>;
cpu0: cpu@500 {
 
 

Recent Patches

About Us

Sed lacus. Donec lectus. Nullam pretium nibh ut turpis. Nam bibendum. In nulla tortor, elementum vel, tempor at, varius non, purus. Mauris vitae nisl nec metus placerat consectetuer.

Read More...